ECE EC1401 VLSI Desig Nov/Dec 2009
, Posted by ADMIN at 8:08 AM
B.E/B.Tech Degree Examination,November/December 2009.
Part A-(10*2=20 marks)
1.What are the different MOS layers?
2.What are the two types of layout design rules?
3.Define rise time and fall time.
4.What is a pull down device?
5.What are the difference between task and function?
6.What is the difference between === and == ?
7.What is CBIC ?
8.Draw an assert high switch condition if input = 0 and input =1.
9.What do you mean by DFT?
10.Draw the boundary scan input logic diagram.
Part B - (5*16=80 marks)
11.a) Discuss the steps involved in IC fabrication process.(16)
Or
b) Describe n-well process in detail.(16)
12.a)i)Explain the DC characteristics of CMOS inverter with neat sketch.(8)
ii)Explain channel length modulation and body effect.(8)
Or
b)i)Explain the different regions of operation in a MOS transistor.(10)
ii)Write a note on MOS models.(6)
13.a)Explain in detail any five operators used in HDL .(16)
Or
b)i)Write the verilog code for 4 bit ripple carry full adder.(10)
ii)Give the structural description for priority encoder using verilog.(6)
14.a)Explain in detail the sequence of steps to design an ASIC.(16)
Or
b)Describe in detail the chip with programmable logic structures.(16)
15.a)Explain in detail Scan Based Test Techniques.(16)
Or
b)Discuss the three main design strategies for testability.(16)
Posted in
ECE EC1401 VLSI Desig Nov/Dec 2009
ECE Electronic Circuits I Dec 2009
ECE Control System Dec 2009
ECE Digital Signal Processing Dec 2009
ECE Principles Of Management Dec 2009
BM1255 Pathology and Microbiology April/May 2008
ECE EC1008 High Speed Networks Nov/Dec 2009 paper
CS1402 Object Oriented Analysis and Design Nov/Dec 2009
CS36 Analog and Digital communications Nov/Dec 2009
GE2112 Fundamental of computing and programming Jan 2010 paper
Seventh Semester
Electronics and Communication Engineering
EC 1401-VLSI DESIGN
(Common to B.E.(Part-Time) Sixth Semester Regulation 2005)
(Regulation 2004)
For more question paper of ECE Department CLICK HERE
Electronics and Communication Engineering
EC 1401-VLSI DESIGN
(Common to B.E.(Part-Time) Sixth Semester Regulation 2005)
(Regulation 2004)
For more question paper of ECE Department CLICK HERE
Part A-(10*2=20 marks)
1.What are the different MOS layers?
2.What are the two types of layout design rules?
3.Define rise time and fall time.
4.What is a pull down device?
5.What are the difference between task and function?
6.What is the difference between === and == ?
7.What is CBIC ?
8.Draw an assert high switch condition if input = 0 and input =1.
9.What do you mean by DFT?
10.Draw the boundary scan input logic diagram.
Part B - (5*16=80 marks)
11.a) Discuss the steps involved in IC fabrication process.(16)
Or
b) Describe n-well process in detail.(16)
12.a)i)Explain the DC characteristics of CMOS inverter with neat sketch.(8)
ii)Explain channel length modulation and body effect.(8)
Or
b)i)Explain the different regions of operation in a MOS transistor.(10)
ii)Write a note on MOS models.(6)
13.a)Explain in detail any five operators used in HDL .(16)
Or
b)i)Write the verilog code for 4 bit ripple carry full adder.(10)
ii)Give the structural description for priority encoder using verilog.(6)
14.a)Explain in detail the sequence of steps to design an ASIC.(16)
Or
b)Describe in detail the chip with programmable logic structures.(16)
15.a)Explain in detail Scan Based Test Techniques.(16)
Or
b)Discuss the three main design strategies for testability.(16)
Posted in
Recent Posts
Mar 15, 2010
B.E/B.Tech Degree Examination,November/December 2009.Seventh Semester Electronics and Communication EngineeringEC 1401-VLSI DESIGN(Common to B.E.(Part-Time) Sixth Semester Regulation...
Mar 15, 2010
ANNA UNIVERSITY – CHENNAIB.E.\B.TECH.DEGREE-EXAMINATION-DECEMBER 2009THIRD SEMESTER-ELECTRONICS &COMMUNICATIONS ENGG. ELECTRONIC CIRCUITS-IFor more question paper of ECE Department...
Mar 15, 2010
ANNA UNIVERSITY – COIMBATOREB.E.\B.TECH.DEGREE-EXAMINATION-DECEMBER 2009FIFTH SEMESTER-ELECTRONICS & COMMUNICATION ENGG. CONTROL SYSTEMSFor more question paper of ECE Department...
Mar 15, 2010
ANNA UNIVERSITY – COIMBATOREB.E.\B.TECH.DEGREE-EXAMINATION-DECEMBER 2009FIFTH SEMESTER-ELECTRONICS & COMMUNICATION ENGG. DIGITAL SIGNAL PROCESSINGFor more question paper of ECE...
Mar 15, 2010
ANNA UNIVERSITY – COIMBATOREB.E.\B.TECH.DEGREE-EXAMINATION-DECEMBER 2009FIFTH SEMESTER-ELECTRONICS & COMMUNICATION ENGG. PRINCIPLES OF MANAGEMENTFor more question paper of ECE CLICK ...
Mar 15, 2010
B.E/B.Tech DEGREE EXAMINATION,APRIL/MAY 2008Fourth SemesterBiomedical EngineeringBM 1255-PATHOLOGY AND MICROBIOLOGY(Regulation 2004)For more question paper of Biomedical department CLICK HEREPART...
Mar 14, 2010
B.E/B.Tech. DEGREE EXAMINATION, NOVEMBER/DECEMBER 2009Seventh Semester(Regulation 2004)Electronics and Communication EngineeringEC 1008 – HIGH SPEED NETWORKS(Common to B.E (Part Time) Sixth...
Mar 14, 2010
B.E/B.Tech.DEGREE EXAMINATION, NOVEMBER/DECEMBER 2009 Seventh Semester Computer Science and Engineering CS1402-OBJECT ORIENTED...
Mar 14, 2010
B.E/B.Tech EXAMINATIONS,NOVEMBER/DECEMBER 2009 THIRD SEMESTER COMPUTER SCIENCE AND ENGINEERING ...
Mar 14, 2010
B.E./B.TECH. DEGREE EXAMINATIONS, JANUARY 2010 REGULATIONS 2008 FIRST SEMESTER COMMOM TO ALL BRANCHES GE2112 FUNDAMENTAL OF COMPUTING AND PROGRAMMING For...
